

(12) UK Patent Application (19) GB (11) 2 351 177 (13) A

(43) Date of A Publication 20.12.2000

(21) Application No 0012245.7

(22) Date of Filing 19.05.2000

(30) Priority Data

(31) 99018570

(32) 21.05.1999

(33) KR

(71) Applicant(s)

LG.Philips LCD Co. Ltd
(Incorporated in the Republic of Korea)
20 Yoido-dong,, Youngdungpo-ku, Seoul,
Republic of Korea

(72) Inventor(s)

Ju Cheon Yeo
Yong Min Ha

(74) Agent and/or Address for Service

Edward Evans & Co
Clifford's Inn, Fetter Lane, LONDON, EC4A 1BX,
United Kingdom

(51) INT CL⁷

G09G 3/36

(52) UK CL (Edition R)

G5C CA310 CA342 CHBM

(56) Documents Cited

EP 0926654 A1

EP 0899712 A2

EP 0678848 A1

WO 94/16428 A1

(58) Field of Search

UK CL (Edition R) G5C CHBM CHBN

INT CL⁷ G09G 3/36

ONLINE: EPODOOC WPI JAPIO

(54) Abstract Title

Driving data lines in a liquid crystal display

(57) The data lines DL11-DLNn of a liquid crystal display are driven by a method which does not require a separate pre-charge circuit and reduces the precharge time. The method involves charging data lines to a desired level in response to a control signal for sampling the data lines. One aspect of the method comprises generating a control signal $\phi 1 - \phi n$, mutually short circuiting the data lines, pre-charging the data lines, mutually open circuiting the data lines and sequentially applying video signals Video1-VideoN to the data lines. A liquid crystal display which operates in this way includes a data driver, a control signal generator 52 and a switching device 50 for commonly applying a pre-charge signal to the data lines in response to a control signal. The display may also include a demultiplexor which in response to the control signal applies a single video signal to at least two data lines.




FIG. 5

GB 2 351 177 A

FIG. 1
CONVENTIONAL ART




FIG. 2
CONVENTIONAL ART






FIG. 3
CONVENTIONAL ART








FIG. 5




FIG. 6

FIG. 7



54

FIG. 8






FIG. 9




FIG. 10




FIG. 11

METHOD AND SYSTEM OF DRIVING DATA LINES AND
LIQUID CRYSTAL DISPLAY DEVICE USING THE SAME

This invention relates to a method of driving data lines in a liquid crystal display (LCD), and more particularly to a data line driving method wherein the data lines are pre-charged using sampling switch control signals of the data lines to thereby be initialized and a liquid crystal display device employing the method.

10

A liquid crystal display (LCD) is a flat panel display device having the benefits of a small size, a thin thickness and low power consumption. Such an LCD has been used for a notebook personal computer (PC), office automation equipment and audio/video equipment, etc. Particularly, an LCD of the active matrix type makes
15 use of a thin film transistor (TFT) as a switching device to display a dynamic image. Recently, there has been actively made a study as to a poly-silicon TFT capable of integrating more peripheral driving circuits than the existent amorphous silicon TFT.

As shown in Fig. 1, such an LCD includes a pixel array 10 having pixels (or picture elements) arranged at intersections between Nn data lines DL11, DL12, ...,
20 DLNn and m gate lines GL1, GL2, ..., GLm in a matrix pattern, and a sampling switch part 20 installed between N video bus lines VL1, VL2, ..., VLN and the Nn data lines DL11, DL12, ..., DLNn to apply video signals Video1, Video2, ..., VideoN to the data lines DL11, DL12, ..., DLNn. The sampling switch part 20 applies the N video signals Video1, Video2, ..., VideoN to the Nn data lines DL11, DL12, ...,

DLN_n to reduce the number of video bus lines VL₁, VL₂, ..., VL_N. This sampling switch part 20 includes N demultiplexors DMX₁, ..., DMX_N connected between any one line of the N video bus lines VL₁, VL₂, ..., VL_N and n data lines. Each of the demultiplexors DMX₁, ..., DMX_N includes n TFTs.

5 Each of TFTs T₁₁, T₁₂, ..., T_{Nn} is turned on in accordance with control signals ϕ_1 , ϕ_2 , ..., ϕ_n to apply video signals coupled via demultiplexor input lines DIL₁, ..., DIL_N connected to any one line of the N video bus lines VL₁, VL₂, ..., VL_N to the data lines. The control signals ϕ_1 , ϕ_2 , ..., ϕ_n applied to gate terminals of the TFTs T₁₁, T₁₂, ..., T_{Nn} are generated by a demultiplexor control signal generator

10 22. As shown in Fig. 2, each of the control signals ϕ_1 , ϕ_2 , ..., ϕ_n is synchronized with the video signal during one horizontal synchronizing signal interval 1H to be changed sequentially into a high logic level. Each TFT T₁₁, T₁₂, ..., T_{Nn} is sequentially turned on in response to the control signals ϕ_1 , ϕ_2 , ..., ϕ_n to sequentially apply the corresponding video signal to the data lines DL₁₁, DL₁₂, ..., DL_{Nn}.

15 Meanwhile, in order to improve picture quality, data voltages having the contrary polarity with respect to each other are applied to the adjacent data lines DL₁₁, DL₁₂, ..., DL_{Nn}. Thus, the pixels are charged or discharged to a different voltage level to generate a voltage difference. The voltage difference in the pixels cause a color signal difference and a brightness difference between the adjacent pixels to

20 deteriorate the picture quality. For instance, as shown in Fig. 3, red pixel connected to the first data line DL₁₁ and the adjacent green pixel are supplied with 6V and -3V respectively, whereas blue pixel connected to the third data line DL₁₃ is supplied with 6V. In this case, the pixels are charged to 5.8V, -2.8V, and 5.9V respectively, by their

coupling with the adjacent pixels, so that a desired color signal and brightness can not be obtained. Also, if data voltages with opposite polarity are applied to the data lines DL11, DL12, ..., DLNn, then the power consumption is increased because each line has a voltage difference as large as a voltage variation difference between the data
 5 lines or the pixels.

In order to overcome this problem, as shown in Fig. 1, the LCD includes a pre-charging switch part 30 for charging the data lines DL11, DL12, ..., DLNn to a certain intermediate level. The pre-charging switch part 30 charges all of the data lines DL11, DL12, ..., DLNn into a pre-charging signal Vpc before application of the
 10 video signals to initialize the data lines DL11, DL12, ..., DLNn. The pre-charging signal Vpc is supplied from a pre-charge line PCL provided at the lower end of the pixel array 10. The pre-charging switch part 30 includes Nn TFTs CT11, CT12, ..., CTNn connected between the data lines DL11, DL12, ..., DLNn and the pre-charge line PCL. Each of the TFTs CT11, CT12, ..., CTNn is turned on in accordance with a
 15 pre-charge control signal Pre-EN to connect all of the data lines DL11, DL12, ..., DLNn to the pre-charge line PCL. As seen from Fig. 2, the pre-charge control signal Pre-EN is generated from the control signal generator 32 before the video signals are applied to the data lines DL11, DL12, ..., DLNn.

If the data lines DL11, DL12, ..., DLNn are charged into an intermediate
 20 voltage before data is supplied, then the voltage variation is reduced by one-half during the charge or discharge of the data lines or the pixels, so that coupling between the data lines or the pixels is reduced to improve the picture quality characteristic. The power consumption is reduced as much as the voltage variation width is reduced due to the pre-charge. Also, a swing width of an output signal of a data driver (not shown)

for applying video signals to video bus lines VL1, VL2, ..., VLN is reduced by one-half, so that the charge time of the data lines or the pixels is reduced.

On the other hand, as shown in Fig. 4, the pre-charge line PCL may be provided at the upper portion of the pixel array 10. In this case, pre-charging TFTs CT11, CT12, ..., CTNn are provided between the pre-charge line PCL and the demultiplexor TFTs T11, T12, ..., TNn.

However, the conventional pre-charging switch part 30 has a drawback in that, since it requires the additional TFTs CT11, CT12, ..., CTNn and the pre-charge control signal generator 32, the effective display area of the display panel is reduced. Also, it has a drawback in that, since the pre-charge control signal in the prior art requires a level shifter to produce a high voltage pulse of 15 to 20Vpp, its manufacturing cost rises. Moreover, the conventional pre-charge switch part 30 has a problem in that, since a leakage current is generated by the TFTs CT11, CT12, ..., CTNn to cause a voltage variation in the data lines or the pixels, the picture quality is deteriorated.

Accordingly, it is an object of the present invention to provide a data line driving method that does not require a separate pre-charge circuit, and to provide a liquid crystal display device employing the same.

A further object of the present invention is to provide a data line driving method that is capable of reducing pre-charge time, and to provide a liquid crystal display device employing the same.

In order to achieve these and other objects of the invention, a data line driving method according to one aspect of the present invention includes charging data lines to a desired level in response to a control signal for sampling the data lines.

A data line driving method according to another aspect of the present invention includes the steps of charging data lines to a desired level in response to a control signal, and applying video signals to the data lines in response to the control signal.

5 A data line driving method according to still another aspect of the present invention includes the steps of generating a control signal; mutually short-circuiting the data lines in response to the control signal; pre-charging data lines to a desired level; mutually open-circuiting the data lines in response to the control signal; and sequentially applying video signals to the data lines in response to the control signal.

10 A liquid crystal display device according to still another aspect of the present invention includes data driving means for generating a pre-charging signal having a desired level; means for generating a control signal; and switching means for commonly applying the pre-charging signal to the data lines in response to the control signal to pre-charge the data lines.

15 A liquid crystal display device according to still another aspect of the present invention includes means for generating a control signal; a sampling switch device, being responsive to the control signal, to switch between the video input lines and the data lines; and a pre-charge switch device, being responsive to the control signal, to mutually short the data lines.

20 A liquid crystal display device according to still another aspect of the present invention includes a pre-charging signal source for generating means for generating a pre-charging signal having a desired level; means for generating a control signal; a sampling switch device, being responsive to the control signal, to switch between the video input lines and the data lines; a pre-charging line for commonly applying the

pre-charging signal to the data lines; and a pre-charge switch device, being responsive to the control signal, to switch a path between the data line and the pre-charging line.

A liquid crystal display device according to still another aspect of the present invention includes a pre-charging signal source for generating a pre-charging signal having a desired level; means for generating a control signal; a demultiplexor, being responsive to the control signal, to apply a single video signal to a plurality of data lines; a pre-charging line supplied with the pre-charging signal; and a pre-charge switch device, being responsive to the control signal, to switch between an input line of the demultiplexor and the pre-charging line.

For a better understanding of the invention the embodiments will now be described, by way of example, with reference to the accompanying drawings, in which:

Fig. 1 is a schematic view showing the configuration of a conventional liquid crystal display device;

Fig. 2 is waveform diagrams of data line driving signals in the liquid crystal display device of Fig. 1;

Fig. 3 illustrates voltage variation in the data lines in Fig. 1;

Fig. 4 is a schematic view showing the configuration of another conventional liquid crystal display device;

Fig. 5 is a schematic view showing the configuration of a liquid crystal display device according to a first embodiment of the present invention;

Fig. 6 is a configuration view of a data driver in the liquid crystal display device shown in Fig. 5;

Fig. 7 is a detailed view of the output part of the data driver shown in Fig. 6;

Fig. 8 shows waveform diagrams of data line driving signals in the liquid crystal display device of Fig. 5;

Fig. 9 is a schematic view showing the configuration of a liquid crystal display device according to a second embodiment of the present invention;

5 Fig. 10 is a schematic view showing the configuration of a liquid crystal display device according to a third embodiment of the present invention; and

Fig. 11 is a schematic view showing the configuration of a liquid crystal display device according to a fourth embodiment of the present invention.

10 Referring to Fig. 5 and Fig. 6, there is shown a liquid crystal display device according to a first embodiment of the present invention. The liquid crystal display device includes a pixel array 40 having pixels (or picture elements) arranged at intersections between Nn data lines DL11, DL12, ..., DLNn and m gate lines GL1, GL2, ..., GLm in a matrix pattern, a pre-charge/sampling switch part 50 installed
 15 between N video bus lines VL1, VL2, ..., VLN and the Nn data lines DL11, DL12, ..., DLNn to apply a pre-charging signal and video signals Video1, Video2, ..., VideoN to the data lines DL11, DL12, ..., DLNn, and a data driver 54 for generating the pre-charge signal and the video signals Video1, Video2, ..., VideoN. The pre-charge/sampling switch part 50 sequentially applies the pre-charging signal to all of
 20 the data lines DL11, DL12, ..., DLNn, and thereafter applies the video signals Video1, Video2, ..., VideoN sequentially to the Nn data lines DL11, DL12, ..., DLNn. This pre-charge/sampling switch part 50 includes N demultiplexors DMX1, ..., DMXN connected between any one line of the N video bus lines VL1, VL2, ..., VLN and n data lines. Each of the demultiplexors DMX1, ..., DMXN includes n TFTs.

Each of TFTs T11, T12, ..., TNn is turned on in accordance with control signals $\phi_1, \phi_2, \dots, \phi_n$ to apply the pre-charging signal and the video signals Video1, Video2, ..., VideoN coupled via demultiplexor input lines DIL1, ..., DILN connected to any one line of the N video bus lines VL1, VL2, ..., VLN to the data lines DL11, DL12, ..., DLNn. The control signals $\phi_1, \phi_2, \dots, \phi_n$ applied to gate terminals of the TFTs T11, T12, ..., TNn are generated from a demultiplexor control signal generator 52. The data driver 54 is commonly connected to the video bus lines VL1, VL2, ..., VLN to sequentially apply the pre-charging signal and the video signals Video1, Video2, ..., VideoN to the video bus lines VL1, VL2, ..., VLN.

As-shown in Fig. 7, the data driver 54 includes buffers BF1, BF2, ..., BFN connected to the respective video bus lines VL1, VL2, ..., VLN, video signal switches SWA1, SWA2, ..., SWAN for switching the video signals Video1, Video2, ..., VideoN, a capacitor C for charging and discharging a supply voltage V_{cc} , and pre-charging signal switches SWB1, SWB2, ..., SWBN for applying a charge voltage V_c of the capacitor C to the video bus lines VL1, VL2, ..., VLN. The buffers BF1, BF2, ..., BFN matches a voltage level of the video signals Video1, Video2, ..., VideoN into a level suitable for the pixel array 40. The video signal switches SWA1, SWA2, ..., SWAN are closed in a time interval when the capacitor C is being charged, and are opened in a time interval when the capacitor C is being discharged. The pre-charging signal switches SWB1, SWB2, ..., SWBN are opened in a time interval when the capacitor C is being charged, and are closed in a time interval when the capacitor C is being discharged. The capacitor C generates a pre-charging signal, being charged by supply voltage V_{cc} in a time interval when the pre-charging signal

switches SWB1, SWB2, ..., SWBN are opened, and discharging the charged voltage in a time interval when the video signals Video1, Video2, ..., VideoN are applied, that is, when the pre-charging signal switches SWB1, SWB2, ..., SWBN are closed.

As shown in Fig. 8, each of the control signals ϕ_1 , ϕ_2 , ..., ϕ_n is

- 5 simultaneously changed to a high logic level and then is synchronized with the video signal during one horizontal synchronizing signal interval 1H to be sequentially changed to a high logic level. More specifically, the horizontal synchronizing signal H is changed into a high level and, at the same time, all of the first to nth control signals ϕ_1 , ϕ_2 , ..., ϕ_n are changed to a high level. Then, the TFTs T11, T12, ..., TNn are
- 10 simultaneously turned on in response to the first to nth control signals ϕ_1 , ϕ_2 , ..., ϕ_n to commonly apply the pre-charging signal to the data lines DL11, DL12, ..., DLNn. At this time, the video signal switches SWA1, SWA2, ..., SWAN maintain an opened state, whereas the pre-charging signal switches SWB1, SWB2, ..., SWBN maintain a closed state. After an application of the pre-charging signal, the first
- 15 control signal ϕ_1 remains at a high logic level while the second to nth control signals ϕ_2 to ϕ_n are inverted to a low logic level. At the same time, the video signal switches SWA1, SWA2, ..., SWAN are closed, whereas the pre-charging signal switches SWB1, SWB2, ..., SWBN are opened. Accordingly, the first TFTs T11...TN1 maintains a turned-on state in response to the first control signal ϕ_1 to apply the video
- 20 signals Video1, Video2, ..., VideoN to the data lines DL11, DL21, ..., DLN1, whereas the TFTs T12, T13, ..., T1n, ..., TN2, TN3, ..., TNn are turned off. Subsequently, the first control signal ϕ_1 is inverted to a low logic level while the second to nth control signals ϕ_2 to ϕ_n are sequentially changed to a high logic. At this

time, the video signal switches SWA1, SWA2, ..., SWAN maintain a closed state, whereas the pre-charging signal switches SWB1, SWB2, ..., SWBN maintain an opened state. Thus, the second to nth TFTs T12, T13, ..., T1n, ..., TN2, TN3, ..., TNn are sequentially turned on to apply the video signals Video1, Video2, ..., VideoN to the data lines DL12, DL13, ..., DL1n, ..., DLN2, DLN3, ..., DLNn.

As described above, the liquid crystal display device according to the first embodiment of the present invention makes use of the control signals $\phi 1$, $\phi 2$, ..., ϕn generated from the demultiplexor control signal generator 52 to provide a pre-charge and drive the data lines DL11, DL12, ..., DLNn. As a result, it does not require a driving circuit for generating separate pre-charge control signals as well as TFTs for switching the pre-charging signal. In addition, it can reduce pre-charge time by utilizing demultiplexor TFTs with good charging ability or good driving ability as the pre-charging TFTs. Meanwhile, a pre-charge signal may be generated by converting the capacitor C into a floating state when all of the output lines or the output pins of the data driver have been short-circuited; otherwise it may be generated by a separate voltage supply instead of the capacitor C.

Referring now to Fig. 9, there is shown a liquid crystal display device according to a second embodiment of the present invention. The liquid crystal display device includes pre-charging TFTs CTa1, CTb1, ..., CTbn connected, in series, between the data lines DL11, DL12, ..., DL1n to commonly couple the data lines DL11, DL12, ..., DL1n.

The pre-charging TFTs CTa1, CTb1, ..., CTbn are arranged such that two pre-charging TFTs are connected, in series, between the adjacent data lines, for example, between the first data line DL11 and the second data line DL12. Also, the pre-

charging TFTs CTa1, CTb1, ..., CTbn are arranged such that two pre-charging TFTs are connected, in series, between the adjacent demultiplexor TFTs, for example, between the first demultiplexor TFT T11 and the second demultiplexor TFT T12. In other words, the first and second pre-charging TFTs CTa1 and CTb1 connected
5 between the first and second data lines DL11 and DL12 are connected, in series, between the first and second demultiplexor TFTs T11 and T12. A control signal applied to the pre-charging TFTs CTa1, CTb1, ..., CTbn is identical to a control signal of the demultiplexor TFTs connected to the adjacent data lines. Thus, each of the pre-charging TFTs CTa1, CTb1, ..., CTbn is controlled simultaneously with the
10 demultiplexor TFTs connected to the adjacent data lines in response to the control signals $\phi_1, \phi_2, \dots, \phi_n$ generated from the demultiplexor control signal generator 62. For instance, the second control signal ϕ_2 controls the second demultiplexor TFT T12, the second pre-charging TFT CTb1 and the third pre-charging TFT CTa2 simultaneously. Accordingly, the second control signal ϕ_2 becomes control signals
15 ϕ_{j1} and ϕ_{i2} for controlling the second pre-charging TFT CTb1 and the third pre-charging TFT CTa2.

Each of the control signals $\phi_1, \phi_2, \dots, \phi_n$ is substantially identical to that in Fig. 8. In other words, each of the control signals $\phi_1, \phi_2, \dots, \phi_n$ is simultaneously changed to a high logic level in one horizontal synchronizing signal interval 1H. Thus,
20 the horizontal synchronizing signal H is changed to a high logic level and, at the same time, all of the control signals $\phi_1, \phi_2, \dots, \phi_n$ are changed to a high level to turn on the pre-charging TFTs CTa1, CTb1, ..., CTbn simultaneously, thereby short-circuiting all of the data lines DL11, DL12, ..., DL1n. The video signal is applied to the data lines DL11, DL12, ..., DL1n when the pre-charging TFTs CTa1, CTb1, ..., CTbn are

turned on, thereby pre-charging all of the data lines DL11, DL12, ..., DL1n into the same level. After the data lines DL11, DL12, ..., DL1n are pre-charged, each of the control signals $\phi_1, \phi_2, \dots, \phi_n$ is synchronized with the video signals Video1, Video2, ..., VideoN to be sequentially changed to a high logic level. Since two pre-charging TFTs are connected, in series, between the adjacent data lines during an application of the video signals Video1, Video2, ..., VideoN, the pre-charging TFTs connected between the adjacent data lines are not turned on simultaneously when the video signals Video1, Video2, ..., VideoN are applied. Accordingly, the pre-charging TFTs CTa1, CTb1, ..., CTbn do not influence the video signals Video1, Video2, ..., VideoN applied to the data lines DL11, DL12, ..., DLNn. In other words, the pre-charging TFTs connected between the adjacent data lines are not turned on simultaneously during an application of the video signals Video1, Video2, ..., VideoN, so that a short of the adjacent data lines can be prevented.

As described above, since the liquid crystal display device shown in Fig. 9 pre-charges the data lines DL11, DL12, ..., DLNn using the control signals $\phi_1, \phi_2, \dots, \phi_n$ generated from the demultiplexor control signal generator 62, it does not require the separate pre-charge control signal generator. Also, in the liquid crystal display device shown in Fig. 9, since the pre-charging TFTs connected, in series, between the adjacent data lines have a larger resistance value than one pre-charging TFT, a leakage current applied to the data lines DL11, DL12, ..., DLNn can be minimized. It is desirable that control signals $\phi_{i1}, \phi_{j1}, \dots, \phi_{in}, \phi_{jn}$ for controlling the pre-charging TFTs connected between the adjacent data lines should not be adjacent to each other in such a manner that the adjacent data lines are not short-circuited during an

application of the video signals Video1, Video2, ..., VideoN. Also, it is desirable that loads of the control signals ϕ_{i1} , ϕ_{j1} , ..., ϕ_{in} , ϕ_{jn} should be equally maintained. This aims at identically maintaining a rising time and a falling time of the control signals ϕ_{i1} , ϕ_{j1} , ..., ϕ_{in} , ϕ_{jn} to obtain a uniformity of picture quality.

5 Referring to Fig. 10, there is shown a liquid crystal display device according to a third embodiment of the present invention. The liquid crystal display device includes pre-charging TFTs CTa1, CTb1, ..., CTbn connected, in series, between data lines DL11, DL12, ..., DLNn and a pre-charging line PCL to commonly apply a pre-charging signal Vpc to the data lines DL11, DL12, ..., DLNn. The pre-charging TFTs
 10 CTa1, CTb1, ..., CTbn are arranged such that two pre-charging TFTs CTa1 and CTb1 are connected, in series, between one data line and the pre-charge line PCL, for example, between the first data line DL11 and the pre-charge line PCL. A control signal applied to the pre-charging TFTs CTa1, CTb1, ..., CTbn is identical to a control signal of the demultiplexor TFTs connected to the adjacent data lines. Thus,
 15 each of the pre-charging TFTs CTa1, CTb1, ..., CTbn are controlled simultaneously along with the demultiplexor TFTs connected to the adjacent data lines in response to the control signals ϕ_1 , ϕ_2 , ..., ϕ_n generated from the demultiplexor control signal generator 62.

Each of the control signals ϕ_1 , ϕ_2 , ..., ϕ_n is substantially identical to that in
 20 Fig. 8. In other words, each of the control signals ϕ_1 , ϕ_2 , ..., ϕ_n is simultaneously changed to a high logic level in one horizontal synchronizing signal interval 1H. Thus, the horizontal synchronizing signal H is changed to a high logic level and, at the same time, all of the control signals ϕ_1 , ϕ_2 , ..., ϕ_n are changed to a high level to turn on the

pre-charging TFTs CTa1, CTb1, ..., CTbn simultaneously, thereby short-circuiting all of the data lines DL11, DL12, ..., DLNn to the pre-charging line PCL. At this time, the pre-charging signal Vpc is applied to the pre-charging line PCL to pre-charge all of the data lines DL11, DL12, ..., DLNn to the same level. After the data lines DL11, DL12, ..., DLNn are pre-charged, each of the control signals $\phi 1$, $\phi 2$, ..., ϕn is synchronized with the video signals Video1, Video2, ..., VideoN to be sequentially changed to a high logic level.

The liquid crystal display device shown in Fig. 10 applies the pre-charging signal Vpc suitable for pre-charging the DL11, DL12, ..., DLNn, so that it can apply uniform voltages on the DL11, DL12, ..., DLNn after the pre-charging in comparison to the liquid crystal display device shown in Fig. 9.

Referring now to Fig. 11, there is shown a liquid crystal display device according to a fourth embodiment of the present invention. The liquid crystal display device includes pre-charging TFTs CTa1, CTb1, ..., CTb1/n connected, in series, between demultiplexor input lines DIL1, DIL2, ..., DILN and a pre-charging line PCL to commonly apply a pre-charging signal Vpc to the data lines DL11, DL12, ..., DLNn. The pre-charging TFTs CTa1, CTb1, ..., CTb1/n are arranged such that two pre-charging TFTs CTai and CTbi are connected, in series, between one demultiplexor input line and the pre-charge line PCL, for example, between the first demultiplexor input line DIL1 and the pre-charge line PCL. A control signal applied to the pre-charging TFTs CTa1, CTb1, ..., CTb1/n is identical to a control signal of the demultiplexor TFTs connected to the adjacent data lines. Thus, each of the pre-charging TFTs CTa1, CTb1, ..., CTb1/n is controlled simultaneously along with the

demultiplexor TFTs connected to the adjacent data lines in response to the control signals $\phi_1, \phi_2, \dots, \phi_n$ generated from the demultiplexor control signal generator 62.

Each of the control signals $\phi_1, \phi_2, \dots, \phi_n$ is substantially identical to that in Fig. 8. In other words, each of the control signals $\phi_1, \phi_2, \dots, \phi_n$ is simultaneously
 5 changed to a high logic level in one horizontal synchronizing signal interval 1H. Thus, the horizontal synchronizing signal H is changed to a high logic level and, at the same time, all of the control signals $\phi_1, \phi_2, \dots, \phi_n$ are change into a high level to turn on the pre-charging TFTs CTa1, CTb1, \dots , CTb1/n simultaneously, thereby short-circuiting all of the data lines DL11, DL12, \dots , DLNn to the pre-charging line PCL.
 10 After the data lines DL11, DL12, \dots , DLNn are pre-charged, each of the control signals $\phi_1, \phi_2, \dots, \phi_n$ is synchronized with the video signals Video1, Video2, \dots , VideoN to be sequentially changed into a high logic level.

When the liquid crystal display device shown in Fig. 11 is compared with those in Fig. 9 and Fig. 10, the pre-charging TFTs CTa1, CTb1, \dots , CTbn are
 15 connected, in series between the demultiplexor input lines DIL1, DIL2, \dots , DILN and the pre-charging line PCL, so that the number of the pre-charging TFTs is reduced by a factor of at least 1/n. Accordingly, the liquid crystal display device shown in Fig. 11 is capable of reducing an area occupied by the pre-charge circuit in comparison to those in Fig. 9 and Fig. 10. Also, the pre-charge circuit is positioned above the
 20 sampling switch part, so that a deterioration of picture quality caused by the pre-charge circuit can be minimized.

As described above, according to the present embodiments, the data lines are pre-charged by the sampling switch and the sampling control signal, so that a separate pre-charge circuit such as the pre-charging switch and the pre-charge control signal

generator, etc. can be omitted. Furthermore, the data lines are pre-charged using a sampling switch with a large driving ability, so that pre-charge time can be reduced.

Although the present invention has been explained by the embodiments shown in the drawings described above, it should be understood to the ordinary skilled person in the art that the invention is not limited to the embodiments, but rather that
5 various changes or modifications thereof are possible without departing from the invention.

CLAIMS

1 1. A method of driving data lines connected to pixels of a liquid crystal
2 display device, said method comprising:
3 generating a control signal;
4 mutually short-circuiting the data lines in response to the control signal;
5 pre-charging the data lines to a desired level;
6 mutually open-circuiting the data lines in response to the control signal; and
7 sequentially applying video signals to the data lines in response to the control
8 signal.

1 2. A liquid crystal display device, comprising:
2 a plurality of data lines each connected with pixels;
3 a plurality of video signal input lines for supplying video signals to the data
4 lines;
5 data driving means for generating a pre-charging signal having a desired pre-
6 charge level;
7 means for generating a control signal; and
8 switching means for commonly applying the pre-charging signal to the data
9 lines in response to the control signal to pre-charge the data lines.

1 3. The liquid crystal display device as claimed in claim 2, wherein said
2 switching means is provided between the video signal input lines and the data lines.

1 4. The liquid crystal display device as claimed in claim 2 or 3, wherein said
2 switching means includes a plurality of demultiplexors, each demultiplexor being
3 connected between a corresponding one of the video signal input lines and at least two

4 of the plurality of data lines, wherein each of the demultiplexors responds to the
5 control signal to connect the corresponding video signal input line to the at least two
6 data lines in a time interval when the at least two data lines are pre-charged.

1 5. The liquid crystal display device as claimed in claim 4, wherein each of the
2 demultiplexors includes a plurality of transistors, each of which has an input electrode
3 connected to a same video signal input line, an output electrode connected to a
4 different data line, and a control electrode connected commonly to the control signal
5 generating means.

1 6. The liquid crystal display device as claimed in any one of claims 2
2 to 5, wherein said data driving means short-circuits the video signal input lines
3 mutually when the data lines are pre-charged, and mutually open-circuits the
4 video signal input lines after the data lines are pre-charged.

1 7. The liquid crystal display device as claimed in claim 6, wherein said data
2 driving means applies the video signals to the data lines after the data lines are pre-
3 charged.

1 8. The liquid crystal display device as claimed in any one of claims 2
2 to 7, wherein said data driving means further comprises:

3 a plurality of output electrodes connected in series to the video signal input
4 lines;

5 a plurality of first switches for switching paths between the output electrodes
6 and the video signal input lines;

7 a pre-charging signal source for generating the pre-charging signal; and

8 a plurality of second switches for switching paths between the pre-charging
9 signal source and the video signal input lines.

1 9. The liquid crystal display device as claimed in claim 8, wherein said pre-
2 charging signal source includes a capacitor that discharges a voltage charged thereon
3 to generate the pre-charging signal.

1 10. A liquid crystal display, comprising:
2 a plurality of data lines each connected with pixels;
3 a plurality of video signal input lines for supplying video signals to the data
4 lines;
5 means for generating a control signal;
6 a sampling switch device, being responsive to the control signal, to switch
7 between the video input lines and the data lines; and
8 a pre-charge switch device, being responsive to the control signal, to mutually
9 short the data lines.

1 11. The liquid crystal display device as claimed in claim 10, wherein the pre-
2 charge switch device comprises a plurality of pre-charge switches connected between
3 the data lines in series.

1 12. The liquid crystal display device as claimed in claim 10 or 11, further
2 comprising:
3 data driving means for applying a signal corresponding to an average voltage
4 of the video signals when the data lines are mutually shorted.

1 13. A liquid crystal display, comprising:
2 a plurality of data lines each connected with pixels;
3 a plurality of video signal input lines for supplying video signals to the data
4 lines;
5 a pre-charging signal source for generating a pre-charging signal having a
6 desired level;
7 means for generating a control signal;
8 a sampling switch device, being responsive to the control signal, to switch
9 between the video input lines and the data lines;
10 a pre-charging line for commonly applying the pre-charging signal to the data
11 lines; and
12 a pre-charge switch device, being responsive to the control signal, to connect
13 and disconnect the data lines and the pre-charging line.

1 14. The liquid crystal display device as claimed in claim 13, wherein the pre-
2 charge switch device comprises a plurality of pre-charge switches connected between
3 the data lines and the pre-charging line in series.

1 15. A liquid crystal display, comprising:
2 a pre-charging signal source for generating a pre-charging signal having a
3 desired level;
4 a plurality of data lines each connected with pixels;
5 a plurality of video signal input lines for supplying video signals to the data
6 lines;
7 means for generating a control signal;

8 a demultiplexor, being responsive to the control signal, to apply a single video
9 signal to at least two of the data lines;

10 a pre-charging line supplied with the pre-charging signal; and

11 a pre-charge switch device, being responsive to the control signal, to switch
12 between an input line of the demultiplexor and the pre-charging line.

1 16. The liquid crystal display device as claimed in claim 15, wherein the pre-
2 charge switch device comprises a plurality of pre-charge switches connected between
3 the input line of the demultiplexor and the pre-charging line in series.

17. A method of driving data lines connected to pixels of a liquid crystal display device, substantially as hereinbefore described with reference to and/or substantially as illustrated in any one or any combination of Figs. 5 to 11 of the accompanying drawings.

18. A liquid crystal display device, substantially as hereinbefore described with reference to and/or substantially as illustrated in any one or any combination of Figs. 5 to 11 of the accompanying drawings.



INVESTOR IN PEOPLE

Application No: GB 0012245.7
Claims searched: 1 to 18

22

Examiner: Geoffrey Pitchman
Date of search: 12 October 2000

Patents Act 1977 Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.R): G5C (CHBM CHBN)

Int Cl (Ed.7): G09G 3/36

Other: ONLINE: EPODOC WPI JAPIO

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
P, A	EP 0926654 A1 (SONY)-see abstract and figure 3	
A	EP 0899712 A2 (SONY)-see figure 5	
A	EP 0678848 A1 (SONY)-see abstract	
A	WO 94/16428 A1 (YUEN)-see page 8 line 1 to page 9 line 22	

X Document indicating lack of novelty or inventive step
Y Document indicating lack of inventive step if combined with one or more other documents of same category.

& Member of the same patent family

A Document indicating technological background and/or state of the art.
P Document published on or after the declared priority date but before the filing date of this invention.
E Patent document published on or after, but with priority date earlier than, the filing date of this application.